Skip to main content

Advertisement

Figure 1 | BMC Research Notes

Figure 1

From: XS: a FASTQ read simulator

Figure 1

XS Simulation architecture design. The architecture of XS simulating a FASTQ file, separating the three different channels of information over the two phases of the simulation process: modeling and generation.

Back to article page